

AMI Semiconductor, Inc. ULP Memory Solutions 670 North McCarthy Blvd. Suite 220 Milpitas, CA 95035 PH: 408-935-7777, FAX: 408-935-7770

# N01L1618N1A

## 1Mb Ultra-Low Power Asynchronous CMOS SRAM

#### 64K × 16 bit

## Overview

The N01L1618N1A is an integrated memory device containing a 1 Mbit Static Random Access Memory organized as 65,536 words by 16 bits. The device is designed and fabricated using AMI Semiconductor's advanced CMOS technology to provide both high-speed performance and ultra-low power. The device operates with a single chip enable (CE) control and output enable (OE) to allow for easy memory expansion. Byte controls  $(\overline{UB} \text{ and } \overline{LB})$  allow the upper and lower bytes to be accessed independently. The N01L1618N1A is optimal for various applications where low-power is critical such as battery backup and hand-held devices. The device can operate over a very wide temperature range of -40°C to +85°C and is available in JEDEC standard packages compatible with other standard 64Kb x 16 SRAMs.

#### **Features**


- Single Wide Power Supply Range 1.65 to 2.2 Volts
- Very low standby current 0.5µA at 1.8V (Typical)
- Very low operating current 0.7mA at 1.8V and 1µs (Typical)
- Very low Page Mode operating current 0.5mA at 1.8V and 1µs (Typical)
- Simple memory control Single Chip Enable (CE) Byte control for independent byte operation Output Enable (OE) for memory expansion
- Low voltage data retention Vcc = 1.2V
- Very fast output enable access time 30ns OE access time
- · Automatic power down to standby mode
- TTL compatible three-state output driver
- Compact space saving BGA package available
- RoHS Compliant

| Part Number   | Package Type       | Operating<br>Temperature | Power<br>Supply (Vcc) | Speed        | Standby<br>Current (I <sub>SB</sub> ),<br>Typical | Operating<br>Current (Icc),<br>Typical |
|---------------|--------------------|--------------------------|-----------------------|--------------|---|--|
| N01L1618N1AB  | 48 - BGA           |                          |                       |              |   |  |
| N01L1618N1AT  | 44 - TSOP II       | 4000 10 10500            | 1651/ 221/            | 70ns @ 1.8V  | 0.5   | 0.7 mA @<br>1MHz                       |
| N01L1618N1AB2 | 48 - BGA Green     | -40°C to +85°C           | 1.00V - 2.2V          | 85ns @ 1.65V | 0.5 μΑ  |  |
| N01L1618N1AT2 | 44 - TSOP II Green |                          |                       |              |   |  |

#### **Product Family**


(DOC# 14-02-009 REV G ECN# 01-0995)

#### **Pin Configurations**



#### **Pin Descriptions**

| Pin Name                            | Pin Function            |  |  |
|-------------------------------------|-------------------------|--|--|
| A <sub>0</sub> -A <sub>15</sub>     | Address Inputs          |  |  |
| WE                                  | Write Enable Input      |  |  |
| CE                                  | Chip Enable Input       |  |  |
| OE                                  | Output Enable Input     |  |  |
| LB                                  | Lower Byte Enable Input |  |  |
| UB                                  | Upper Byte Enable Input |  |  |
| I/O <sub>0</sub> -I/O <sub>15</sub> | Data Inputs/Outputs     |  |  |
| NC                                  | Not Connected           |  |  |
| V <sub>CC</sub>                     | Power                   |  |  |
| V <sub>SS</sub>                     | Ground                  |  |  |



#### **Functional Description**

| CE | WE | OE             | UB             | LB             | I/O <sub>0</sub> - I/O <sub>15</sub> <sup>1</sup> | MODE                 | POWER                          |
|----|----|----------------|----------------|----------------|---|----------------------|--------------------------------|
| Н  | х  | х              | х              | х              | High Z  | Standby <sup>2</sup> | Standby                        |
| L  | Х  | Х              | Н              | Н              | High Z  | Active               | Active                         |
| L  | L  | X <sup>3</sup> | L1             | $L^1$          | Data In   | Write <sup>3</sup>   | Active -> Standby <sup>4</sup> |
| L  | Н  | L              | $L^1$          | L <sup>1</sup> | Data Out  | Read                 | Active -> Standby <sup>4</sup> |
| L  | Н  | Н              | L <sup>1</sup> | L <sup>1</sup> | High Z  | Active               | Standby <sup>4</sup>           |

1. When  $\overline{\text{UB}}$  and  $\overline{\text{LB}}$  are in select mode (low), I/O<sub>0</sub> - I/O<sub>15</sub> are affected as shown. When  $\overline{\text{LB}}$  only is in the select mode only I/O<sub>0</sub> - I/O<sub>7</sub> are affected as shown. When  $\overline{\text{UB}}$  is in the select mode only I/O<sub>8</sub> - I/O<sub>15</sub> are affected as shown.

2. When the device is in standby mode, control inputs (WE, OE, UB, and LB), address inputs and data input/outputs are internally isolated from any external influence and disabled from exerting any influence externally.

3. When WE is invoked, the OE input is internally disabled and has no effect on the circuit.

4. The device will consume active power in this mode whenever addresses are changed. Data inputs are internally isolated from any external influence.

#### Capacitance<sup>1</sup>

| ltem              | Symbol           | ol Test Condition   |  | Мах | Unit |
|-------------------|------------------|---|--|-----|------|
| Input Capacitance | C <sub>IN</sub>  | V <sub>IN</sub> = 0V, f = 1 MHz, T <sub>A</sub> = 25°C              |  | 8   | pF   |
| I/O Capacitance   | C <sub>I/O</sub> | V <sub>IN</sub> = 0V, f = 1 MHz, T <sub>A</sub> = 25 <sup>o</sup> C |  | 8   | pF   |

1. These parameters are verified in device characterization and are not 100% tested

#### (DOC# 14-02-009 REV G ECN# 01-0995)

#### Absolute Maximum Ratings<sup>1</sup>

| Item  | Symbol              | Rating                       | Unit |
|---|---------------------|------------------------------|------|
| Voltage on any pin relative to $V_{SS}$         | V <sub>IN,OUT</sub> | –0.3 to V <sub>CC</sub> +0.3 | V    |
| Voltage on $V_{CC}$ Supply Relative to $V_{SS}$ | V <sub>CC</sub>     | -0.3 to 3.0                  | V    |
| Power Dissipation                               | PD                  | 500                          | mW   |
| Storage Temperature                             | T <sub>STG</sub>    | -40 to 125                   | °C   |
| Operating Temperature                           | T <sub>A</sub>      | -40 to +85                   | °C   |
| Soldering Temperature and Time                  | T <sub>SOLDER</sub> | 260 <sup>0</sup> C, 10sec    | °C   |

Stresses greater than those listed above may cause permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those indicated in the operating section of this specification is not
implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **Operating Characteristics (Over Specified Temperature Range)**

| Item   | Symbol           | Test Conditions  | Min.                 | Typ <sup>1</sup> | Max                  | Unit |
|--|------------------|--|----------------------|------------------|----------------------|------|
| Supply Voltage   | V <sub>CC</sub>  |  | 1.65                 | 1.8              | 2.2                  | V    |
| Data Retention Voltage   | V <sub>DR</sub>  | Chip Disabled <sup>3</sup>   | 1.2                  |                  |                      | V    |
| Input High Voltage   | V <sub>IH</sub>  |  | 0.7V <sub>CC</sub>   |                  | V <sub>CC</sub> +0.3 | V    |
| Input Low Voltage  | V <sub>IL</sub>  |  | -0.3                 |                  | 0.3V <sub>CC</sub>   | V    |
| Output High Voltage  | V <sub>OH</sub>  | I <sub>OH</sub> = 0.2mA  | V <sub>CC</sub> -0.3 |                  |                      | V    |
| Output Low Voltage   | V <sub>OL</sub>  | I <sub>OL</sub> = -0.2mA   |                      |                  | 0.3                  | V    |
| Input Leakage Current  | Ι <sub>LI</sub>  | V <sub>IN</sub> = 0 to V <sub>CC</sub>   |                      |                  | 0.5                  | μA   |
| Output Leakage Current   | I <sub>LO</sub>  | $\overline{OE} = V_{IH}$ or Chip Disabled  |                      |                  | 0.5                  | μA   |
| Read/Write Operating Supply Current<br>@ 1 µs Cycle Time <sup>2</sup>  | I <sub>CC1</sub> | $V_{CC}$ =2.2 V, $V_{IN}$ = $V_{IH}$ or $V_{IL}$<br>Chip Enabled, $I_{OUT}$ = 0                                    |                      | 0.7              | 3.0                  | mA   |
| Read/Write Operating Supply Current<br>@ 85 ns Cycle Time <sup>2</sup>   | I <sub>CC2</sub> | $V_{CC}$ =2.2 V, $V_{IN}$ = $V_{IH}$ or $V_{IL}$<br>Chip Enabled, $I_{OUT}$ = 0                                    |                      | 8                | 16                   | mA   |
| Page Mode Operating Supply Current<br>@ 85ns Cycle Time <sup>2</sup> (Refer to Power<br>Savings with Page Mode Operation<br>diagram) | I <sub>CC3</sub> | V <sub>CC</sub> =2.2 V, V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub><br>Chip Enabled, I <sub>OUT</sub> = 0, |                      | 3                |                      | mA   |
| Read/Write Quiescent Operating Sup-<br>ply Current <sup>3</sup>  | I <sub>CC4</sub> | $V_{CC}$ =2.2 V, $V_{IN}$ = $V_{IH}$ or $V_{IL}$<br>Chip Enabled, $I_{OUT}$ = 0,<br>f = 0                          |                      |                  | 20                   | μA   |
| Maximum Standby Current <sup>3</sup>   | I <sub>SB1</sub> | $V_{IN} = V_{CC} \text{ or } 0V$<br>Chip Disabled<br>$t_A = 85^{\circ}C, V_{CC} = 2.2 V$                           |                      | 0.5              | 10                   | μA   |
| Maximum Data Retention Current <sup>3</sup>  | I <sub>DR</sub>  | $V_{CC}$ = 1.2V, $V_{IN}$ = $V_{CC}$ or 0<br>Chip Disabled, $t_A$ = 85°C   |                      |                  | 5                    | μA   |

1. Typical values are measured at Vcc=Vcc Typ.,  $T_A \text{=} 25^\circ\text{C}$  and are not 100% tested.

2. This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system.

 This device assumes a standby mode if the chip is disabled (CE high). In order to achieve low standby current all inputs must be within 0.2 volts of either VCC or VSS

(DOC# 14-02-009 REV G ECN# 01-0995)

| Power Savir | ngs with Page   | Mode Operation (WE = V <sub>IH</sub> ) |      |
|-------------|-----------------|--|------|
| Page Addre  | ess (A4 - A15 ) | Open page                              | X    |
| Word Addr   | ess (A0 - A3)   | Word 1 Word 2 Word 2 Word              | 1 16 |
| CE          |                 |  |      |
| ŌĒ          |                 |  |      |
| LB, UB      |                 |  |      |
|             |                 |  |      |

Note: Page mode operation is a method of addressing the SRAM to save operating current. The internal organization of the SRAM is optimized to allow this unique operating mode to be used as a valuable power saving feature.

The only thing that needs to be done is to address the SRAM in a manner that the internal page is left open and 16-bit words of data are read from the open page. By treating addresses A0-A3 as the least significant bits and addressing the 16 words within the open page, power is reduced to the page mode value which is considerably lower than standard operating currents for low power SRAMs.


## **Timing Test Conditions**

| Item                                     |   |
|--|---|
| Input Pulse Level                        | 0.1V <sub>CC</sub> to 0.9 V <sub>CC</sub> |
| Input Rise and Fall Time                 | 5ns                                       |
| Input and Output Timing Reference Levels | 0.5 V <sub>CC</sub>                       |
| Output Load                              | CL = 30pF                                 |
| Operating Temperature                    | -40 to +85 °C                             |


#### Timing

| lte                                  | Cumb al                               | 1.65 | - 2.2 V | 1.8 - 2.2 V |      | Units |
|--------------------------------------|---------------------------------------|------|---------|-------------|------|-------|
| Item                                 | Symbol                                | Min. | Max.    | Min.        | Max. | Units |
| Read Cycle Time                      | t <sub>RC</sub>                       | 85   |         | 70          |      | ns    |
| Address Access Time                  | t <sub>AA</sub>                       |      | 85      |             | 70   | ns    |
| Chip Enable to Valid Output          | t <sub>CO</sub>                       |      | 85      |             | 70   | ns    |
| Output Enable to Valid Output        | t <sub>OE</sub>                       |      | 35      |             | 30   | ns    |
| Byte Select to Valid Output          | t <sub>LB</sub> , t <sub>UB</sub>     |      | 30      |             | 25   | ns    |
| Chip Enable to Low-Z output          | t <sub>LZ</sub>                       | 10   |         | 10          |      | ns    |
| Output Enable to Low-Z Output        | t <sub>OLZ</sub>                      | 5    |         | 5           |      | ns    |
| Byte Select to Low-Z Output          | t <sub>LBZ</sub> , t <sub>UBZ</sub>   | 10   |         | 10          |      | ns    |
| Chip Disable to High-Z Output        | t <sub>HZ</sub>                       |      | 30      |             | 25   | ns    |
| Output Disable to High-Z Output      | t <sub>OHZ</sub>                      |      | 30      |             | 25   | ns    |
| Byte Select Disable to High-Z Output | t <sub>LBHZ</sub> , t <sub>UBHZ</sub> |      | 30      |             | 25   | ns    |
| Output Hold from Address Change      | t <sub>OH</sub>                       | 5    |         | 5           |      | ns    |
| Write Cycle Time                     | t <sub>WC</sub>                       | 85   |         | 70          |      | ns    |
| Chip Enable to End of Write          | t <sub>CW</sub>                       | 50   |         | 40          |      | ns    |
| Address Valid to End of Write        | t <sub>AW</sub>                       | 50   |         | 40          |      | ns    |
| Byte Select to End of Write          | t <sub>LBW</sub> , t <sub>UBW</sub>   | 50   |         | 40          |      | ns    |
| Write Pulse Width                    | t <sub>WP</sub>                       | 50   |         | 40          |      | ns    |
| Address Setup Time                   | t <sub>AS</sub>                       | 0    |         | 0           |      | ns    |
| Write Recovery Time                  | t <sub>WR</sub>                       | 0    |         | 0           |      | ns    |
| Write to High-Z Output               | t <sub>WHZ</sub>                      |      | 25      |             | 20   | ns    |
| Data to Write Time Overlap           | t <sub>DW</sub>                       | 40   |         | 35          |      | ns    |
| Data Hold from Write Time            | t <sub>DH</sub>                       | 0    |         | 0           |      | ns    |
| End Write to Low-Z Output            | t <sub>OW</sub>                       | 10   |         | 10          |      | ns    |


#### (DOC# 14-02-009 REV G ECN# 01-0995)




Timing Waveform of Read Cycle ( $\overline{WE} = V_{IH}$ )




(DOC# 14-02-009 REV G ECN# 01-0995)






(DOC# 14-02-009 REV G ECN# 01-0995)



Note:


- 1. All dimensions in millimeters
- 2. Package dimensions exclude molding flash



#### **Dimensions (mm)**

| D      | E      | e = 0.75 |       |       |       | BALL<br>MATRIX |  |
|--------|--------|----------|-------|-------|-------|----------------|--|
|        |        | SD       | SE    | J     | К     | TYPE           |  |
| 6±0.10 | 8±0.10 | 0.375    | 0.375 | 1.125 | 1.375 | FULL           |  |

(DOC# 14-02-009 REV G ECN# 01-0995)



#### **Revision History**

| Revision # | Date           | Change Description   |  |  |
|------------|----------------|--|--|--|
| A          | Jan. 2001      | Initial advance release  |  |  |
| В          | Apr. 2001      | Changed operating voltage to 2.2V. Other minor erratas.  |  |  |
| С          | Dec. 2001      | Part number change from EM064U16, modified Overview and Features, added<br>Page Mode Operation diagam, revised Operating Characteristics table, Func-<br>tional Description table and Ordering Information diagram |  |  |
| D          | Nov. 2002      | Replaced Isb and Icc on Product Family table with typical values   |  |  |
| E          | Oct. 2004      | Added Pb-Free and Green Package Option   |  |  |
| F          | Nov. 2005      | Nov. 2005 Removed Pb-Free Pkg, added Greenn Pkg & RoHS Compliant   |  |  |
| G          | September 2006 | Converted to AMI Semiconductor   |  |  |

© 2006 AMI Semiconductor, Inc. All rights reserved.

AMI Semiconductor, Inc. ("AMIS") reserves the right to change or modify the information contained in this data sheet and the products described therein, without prior notice. AMIS does not convey any license under its patent rights nor the rights of others. Charts, drawings and schedules contained in this data sheet are provided for illustration purposes only and they vary depending upon specific applications.

AMIS makes no warranty or guarantee regarding suitability of these products for any particular purpose, nor does AMIS assume any liability arising out of the application or use of any product or circuit described herein. AMIS does not authorize use of its products as critical components in any application in which the failure of the AMIS product may be expected to result in significant injury or death, including life support systems and critical medical instruments.